Go to main content

Enhanced virtual prototyping : featuring RISC-V case studies / Vladimir Herdt, Daniel Grosse, Rolf Drechsler.

Herdt, Vladimir, author.; Grosse, Daniel, author.; Drechsler, Rolf, author.
2021
QA76.76.P77 H47 2021
Available Online
Formats
Format
BibTeX
MARCXML
TextMARC
MARC
DublinCore
EndNote
NLM
RefWorks
RIS
Add to Basket
Cite

Linked e-resources

Linked Resource
Online Access
Concurrent users
Unlimited
Authorized users
Authorized users
Document Delivery Supplied
Can lend chapters, not whole ebooks

Details

Title
Enhanced virtual prototyping : featuring RISC-V case studies / Vladimir Herdt, Daniel Grosse, Rolf Drechsler.
Author
Herdt, Vladimir, author.
ISBN
9783030548285 (electronic bk.)
3030548287 (electronic bk.)
3030548279
9783030548278
DOI
https://doi.org/10.1007/978-3-030-54828-5
Published
Cham, Switzerland : Springer, [2021]
Language
English
Description
1 online resource (257 pages)
Item Number
10.1007/978-3-030-54828-5 doi
Call Number
QA76.76.P77 H47 2021
Dewey Decimal Classification
005.3
Summary
This book presents a comprehensive set of techniques that enhance all key aspects of a modern Virtual Prototype (VP)-based design flow. The authors emphasize automated formal verification methods, as well as advanced coverage-guided analysis and testing techniques, tailored for SystemC-based VPs and also the associated Software (SW). Coverage also includes VP modeling techniques that handle functional as well as non-functional aspects and also describes correspondence analyses between the Hardware- and VP-level to utilize information available at different levels of abstraction. All approaches are discussed in detail and are evaluated extensively, using several experiments to demonstrate their effectiveness in enhancing the VP-based design flow. Furthermore, the book puts a particular focus on the modern RISC-V ISA, with several case-studies covering modeling as well as VP and SW verification aspects. Provides a comprehensive set of techniques to enhance all key aspects of a Virtual Prototype (VP)-based design flow Includes automated formal verification methods and advanced coverage-guided testing techniques, tailored for SystemC-based VPs Describes efficient, coverage-guided test generation methods for VP-based functional and non-functional software (SW) analysis and verification Includes correspondence analyses to utilize information between different abstraction levels in the design flow Uses several VP and SW verification case-studies that target the modern RISC-V ISA.
Bibliography, etc. Note
Includes bibliographical references and index.
Access Note
Access limited to authorized users.
Source of Description
Online resource; title from digital title page (viewed on December 30, 2020).
Added Author
Grosse, Daniel, author.
Drechsler, Rolf, author.
Available in Other Form
Enhanced Virtual Prototyping : Featuring RISC-V Case Studies.
Linked Resources
Online Access
Record Appears in
Online Resources > Ebooks
All Resources
Introduction
Preliminaries
An Open-Source RISC-V Evaluation Platform
Formal Verification of SystemC-based Designs using Symbolic Simulation
Coverage-guided Testing for Scalable Virtual Prototype Verification
Verification of Embedded Software Binaries using Virtual Prototypes
Validation of Firmware-Based Power Management using Virtual Prototypes
Register-Transfer Level Correspondence Analysis
Conclusion
Index.

Browse Subjects

Show more subjects...

Statistics

from
to
Export