Mitigating process variability and soft errors at circuit-level for FinFETs / Alexandra Zimpeck, Cristina Meinhardt, Laurent Artola, Ricardo Reis.
2021
TK7871.95
Linked e-resources
Linked Resource
Online Access
Concurrent users
Unlimited
Authorized users
Authorized users
Document Delivery Supplied
Can lend chapters, not whole ebooks
Details
Title
Mitigating process variability and soft errors at circuit-level for FinFETs / Alexandra Zimpeck, Cristina Meinhardt, Laurent Artola, Ricardo Reis.
Author
Zimpeck, Alexandra, author.
ISBN
9783030683689 (electronic bk.)
3030683680 (electronic bk.)
9783030683672
3030683672
3030683680 (electronic bk.)
9783030683672
3030683672
Published
Cham : Springer, [2021]
Language
English
Description
1 online resource
Item Number
10.1007/978-3-030-68368-9 doi
Call Number
TK7871.95
Dewey Decimal Classification
621.3815/284
Summary
This book evaluates the influence of process variations (e.g. work-function fluctuations) and radiation-induced soft errors in a set of logic cells using FinFET technology, considering the 7nm technological node as a case study. Moreover, for accurate soft error estimation, the authors adopt a radiation event generator tool (MUSCA SEP3), which deals both with layout features and electrical properties of devices. The authors also explore four circuit-level techniques (e.g. transistor reordering, decoupling cells, Schmitt Trigger, and sleep transistor) as alternatives to attenuate the unwanted effects on FinFET logic cells. This book also evaluates the mitigation tendency when different levels of process variation, transistor sizing, and radiation particle characteristics are applied in the design. An overall comparison of all methods addressed by this work is provided allowing to trace a trade-off between the reliability gains and the design penalties of each approach regarding the area, performance, power consumption, single event transient (SET) pulse width, and SET cross-section. Explains how to measure the influence of process variability (e.g. work-function fluctuations) and radiation-induced soft errors in FinFET logic cells; Enables designers to improve the robustness of FinFET integrated circuits without focusing on manufacturing adjustments; Discusses the benefits and downsides of using circuit-level approaches such as transistor reordering, decoupling cells, Schmitt Trigger, and sleep transistor for mitigating the impact of process variability and soft errors; Evaluates the techniques described in the context of different test scenarios: distinct levels of process variations, transistor sizing, and different radiation features; Helps readers identify the best circuit design considering the target application and design requirements like area constraints or power/delay limitations.
Bibliography, etc. Note
Includes bibliographical references and index.
Access Note
Access limited to authorized users.
Source of Description
Online resource; title from PDF title page (SpringerLink, viewed April 13, 2021).
Added Author
Meinhardt, Cristina, author.
Artola, Laurent, author.
Reis, Ricardo A. L. (Ricardo Augusto da Luz), author.
Artola, Laurent, author.
Reis, Ricardo A. L. (Ricardo Augusto da Luz), author.
Available in Other Form
Mitigating process variability and soft errors at circuit-level for FinFETs.
Linked Resources
Online Access
Record Appears in
Online Resources > Ebooks
All Resources
All Resources
Table of Contents
Chapter 1. Introduction
Chapter 2. FinFET Technology
Chapter 3. Reliability Challenges in FinFETs
Chapter 4. Circuit-Level Mitigation Approaches
Chapter 5. Evaluation Methodology
Chapter 6. Process Variability Mitigation
Chapter 7. Soft Error Mitigation
Chapter 8. General Trade-offs
Chapter 9. Final Remarks.
Chapter 2. FinFET Technology
Chapter 3. Reliability Challenges in FinFETs
Chapter 4. Circuit-Level Mitigation Approaches
Chapter 5. Evaluation Methodology
Chapter 6. Process Variability Mitigation
Chapter 7. Soft Error Mitigation
Chapter 8. General Trade-offs
Chapter 9. Final Remarks.