Go to main content
Formats
Format
BibTeX
MARCXML
TextMARC
MARC
DublinCore
EndNote
NLM
RefWorks
RIS

Linked e-resources

Details

1 Introduction
2 Netlist and System Partitioning
3 Chip Planning
4 Global and Detailed Placement
5 Global Routing
6 Detailed Routing
7 Specialized Routing
8 Timing Closure. A Solutions to Chapter Exercises
B Example CMOS Cell Layouts.

Browse Subjects

Statistics

from
to
Export