The read-out controller ASIC for the ATLAS experiment at LHC / Stefan Popa.
2022
QC787.P3 P67 2022
Formats
| Format | |
|---|---|
| BibTeX | |
| MARCXML | |
| TextMARC | |
| MARC | |
| DublinCore | |
| EndNote | |
| NLM | |
| RefWorks | |
| RIS |
Cite
Citation
Linked e-resources
Linked Resource
Concurrent users
Unlimited
Authorized users
Authorized users
Document Delivery Supplied
Can lend chapters, not whole ebooks
Details
Title
The read-out controller ASIC for the ATLAS experiment at LHC / Stefan Popa.
Author
ISBN
9783031180743 electronic book
3031180747 electronic book
3031180739
9783031180736
3031180747 electronic book
3031180739
9783031180736
Published
Cham, Switzerland : Springer, [2022]
Language
English
Description
1 online resource : illustrations (black and white).
Item Number
10.1007/978-3-031-18074-3 doi
Call Number
QC787.P3 P67 2022
Dewey Decimal Classification
539.7/3
Summary
This thesis presents the complete chain from specifications to real-life deployment of the Read Out Controller (ROC) ASIC for the ATLAS Experiment at LHC, including the design of the FPGA-based setup used for prototype validation and mass testing of the approximately 6000 chips. Long-lasting experiments like the ATLAS at the LHC undergo regular upgrades to improve their performance over time. One of such upgrades of the ATLAS was the replacement of a fraction of muon detectors in the forward rapidities to provide much-improved reconstruction precision and discrimination from background protons. This new instrumentation (New Small Wheel) is equipped with custom-designed, radiation-hard, on-detector electronics with the Read Out Controller chip being a mission-critical element. The chip acts as a clock and control signals distributor and a concentrator, buffer, filter and real-time processor of detector data packets. The described and deployed FPGA-based test setup emulates the asynchronous chip context and employs optimizations and automatic clock and data synchronization. The chip's tolerance to nuclear radiation was evaluated by recording its operation while controlled ultrafast neutron beams were incident to its silicon die. Predictions for the operating environment are made. A proposed implementation of an FPGA Integrated Logic Analyzer that mitigates the observed limitations and constraints of the existing ones is included.
Note
Doctoral thesis accepted by Transilvania University of Braşov, Romania.
Bibliography, etc. Note
Includes bibliographical references.
Access Note
Access limited to authorized users.
Source of Description
Description based on online resource; title from digital title page (viewed on January 12, 2023).
Series
Springer theses.
Available in Other Form
Linked Resources
Record Appears in
Table of Contents
Introduction
The Read-Out Controller
ROC Testing
Immunity to Radiation-Induced Faults
An application
Conclusions
Appendices.
The Read-Out Controller
ROC Testing
Immunity to Radiation-Induced Faults
An application
Conclusions
Appendices.