System-on-chip test architectures [electronic resource] : nanometer design for testability / edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba.
2008
TK7895.E42 S978 2008eb
Formats
| Format | |
|---|---|
| BibTeX | |
| MARCXML | |
| TextMARC | |
| MARC | |
| DublinCore | |
| EndNote | |
| NLM | |
| RefWorks | |
| RIS |
Linked e-resources
Linked Resource
Details
Title
System-on-chip test architectures [electronic resource] : nanometer design for testability / edited by Laung-Terng Wang, Charles E. Stroud, Nur A. Touba.
ISBN
9780123739735 (hardcover : alk. paper)
012373973X (hardcover : alk. paper)
012373973X (hardcover : alk. paper)
Publication Details
Amsterdam ; Boston : Morgan Kaufmann Publishers, c2008.
Language
English
Description
xxxvi, 856 p. : ill. ; 25 cm.
Call Number
TK7895.E42 S978 2008eb
Dewey Decimal Classification
621.39/5
Bibliography, etc. Note
Includes bibliographical references and index.
Access Note
Access limited to authorized users.
Added Author
Series
Morgan Kaufmann series in systems on silicon.
Linked Resources
Record Appears in