Embedded memory design for multi-core and systems on chip [electronic resource] / Baker Mohammad.
2014
TK7895.M5
Linked e-resources
Linked Resource
Online Access
Details
Title
Embedded memory design for multi-core and systems on chip [electronic resource] / Baker Mohammad.
Author
Mohammad, Baker.
ISBN
9781461488811 electronic book
1461488818 electronic book
9781461488804
1461488818 electronic book
9781461488804
Publication Details
New York : Springer, 2014.
Language
English
Description
1 online resource (104 pages).
Call Number
TK7895.M5
Dewey Decimal Classification
006.2/2
004.22 006.2
004.22 006.2
Summary
This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multi-disciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded memory.
Bibliography, etc. Note
Includes bibliographical references.
Access Note
Access limited to authorized users.
Source of Description
Description based on print version record.
Series
Analog circuits and signal processing series.
Available in Other Form
Embedded Memory Design for Multi-Core and Systems on Chip.
Linked Resources
Online Access
Record Appears in
Online Resources > Ebooks
All Resources
All Resources
Table of Contents
Cache Architecture and Main Blocks
Embedded Memory Hierarchy
SRAM Memory Operation and Yield
Power and Yield SRAM Memory
Leakage Reduction
Embedded Memory Verification
Embedded Memory Design Validation and Design For Test
Emerging Memory Technology Opportunities and Challenges.
Embedded Memory Hierarchy
SRAM Memory Operation and Yield
Power and Yield SRAM Memory
Leakage Reduction
Embedded Memory Verification
Embedded Memory Design Validation and Design For Test
Emerging Memory Technology Opportunities and Challenges.