Low-noise low-power design for phase-locked loops [electronic resource] : multi-phase high-performance oscillators / Feng Zhao, Fa Foster Dai.
2015
TK7872.P38
Linked e-resources
Linked Resource
Online Access
Concurrent users
Unlimited
Authorized users
Authorized users
Document Delivery Supplied
Can lend chapters, not whole ebooks
Details
Title
Low-noise low-power design for phase-locked loops [electronic resource] : multi-phase high-performance oscillators / Feng Zhao, Fa Foster Dai.
Author
Zhao, Feng, author.
ISBN
9783319122007 electronic book
3319122002 electronic book
9783319121994
3319121995
3319122002 electronic book
9783319121994
3319121995
Published
Cham : Springer, 2015.
Language
English
Description
1 online resource (xiii, 96 pages) : illustrations (some color)
Item Number
10.1007/978-3-319-12200-7 doi
Call Number
TK7872.P38
Dewey Decimal Classification
621.3815/364
Summary
This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation.℗ℓ The capacitive-coupling technique has been validated through silicon implementation and can provide low phase-noise and accurate I-Q phase matching, with low power consumption from a super low supply voltage.℗ℓ Readers will be enabled to pick one of the most suitable QVCO circuit structures for their own designs, without additional effort to look for the optimal circuit structure and device parameters.℗ℓ
Bibliography, etc. Note
Includes bibliographical references.
Access Note
Access limited to authorized users.
Digital File Characteristics
text file PDF
Source of Description
Online resource; title from PDF title page (SpringerLink, viewed February 2, 2015).
Added Author
Dai, Fa Foster, author.
Available in Other Form
Print version: 9783319121994
Linked Resources
Online Access
Record Appears in
Online Resources > Ebooks
All Resources
All Resources
Table of Contents
Introduction
Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar
Design and Analysis of QVCO with Different Coupling Techniques
Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique
Conclusions.
Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
A Wide-Band 0.13µm SiGe BiCMOS PLL for X-Band Radar
Design and Analysis of QVCO with Different Coupling Techniques
Design and Analysis of a 0.6V QVCO with Capacitive-Coupling Technique
Conclusions.