000806708 000__ 05805cam\a2200541Mi\4500
000806708 001__ 806708
000806708 005__ 20230306143831.0
000806708 006__ m\\\\\o\\d\\\\\\\\
000806708 007__ cr\un\nnnunnun
000806708 008__ 170106s2017\\\\sz\\\\\\o\\\\\001\0\eng\d
000806708 019__ $$a967656009$$a968184936$$a972955566$$a973057907$$a974651577$$a981090968$$a981821388$$a988827162$$a1005756548$$a1012073974
000806708 020__ $$a9783319490250$$q(electronic book)
000806708 020__ $$a3319490257$$q(electronic book)
000806708 020__ $$z9783319490243
000806708 020__ $$z3319490249
000806708 0247_ $$a10.1007/978-3-319-49025-0$$2doi
000806708 035__ $$aSP(OCoLC)ocn967765463
000806708 035__ $$aSP(OCoLC)967765463$$z(OCoLC)967656009$$z(OCoLC)968184936$$z(OCoLC)972955566$$z(OCoLC)973057907$$z(OCoLC)974651577$$z(OCoLC)981090968$$z(OCoLC)981821388$$z(OCoLC)988827162$$z(OCoLC)1005756548$$z(OCoLC)1012073974
000806708 040__ $$aYDX$$beng$$epn$$cYDX$$dN$T$$dIDEBK$$dEBLCP$$dGW5XE$$dN$T$$dOCLCF$$dOCLCQ$$dCNCGM$$dOCLCO$$dNJR$$dUPM$$dVT2$$dUWO$$dJBG$$dIAD$$dICW$$dICN$$dOCLCQ$$dUAB
000806708 049__ $$aISEA
000806708 050_4 $$aTK5105.59
000806708 08204 $$a005.8$$223
000806708 24500 $$aHardware IP security and trust /$$cPrabhat Mishra, Swarup Bhunia, Mark Tehranipoor, editors.
000806708 260__ $$aCham, Switzerland :$$bSpringer,$$c2017.
000806708 300__ $$a1 online resource
000806708 336__ $$atext$$btxt$$2rdacontent
000806708 337__ $$acomputer$$bc$$2rdamedia
000806708 338__ $$aonline resource$$bcr$$2rdacarrier
000806708 347__ $$atext file$$bPDF$$2rda
000806708 500__ $$aIncludes index.
000806708 5050_ $$aAcknowledgements; Contents; Abbreviations (Acronyms); Part I Introduction; 1 Security and Trust Vulnerabilities in Third-Party IPs; 1.1 Introduction; 1.2 Design and Validation of SoCs; 1.3 Security and Trust Vulnerabilities in Third-Party IPs; 1.4 Trustworthy SoC Design Using Untrusted IPs; 1.5 Book Organization; References; Part II Trust Analysis; 2 Security Rule Check; 2.1 Introduction; 2.2 Security Assets and Attack Models; 2.2.1 Asset; 2.2.2 Potential Access to Assets; 2.2.3 Potential Adversary for Intentional Attacks; 2.3 DSeRC: Design Security Rule Check; 2.3.1 Vulnerabilities.
000806708 5058_ $$a2.3.1.1 Sources of Vulnerabilities2.3.1.2 Vulnerabilities at Different Abstraction Levels; 2.3.2 Metrics and Rules; 2.3.3 Workflow of DSeRC Framework; 2.4 Development of DSeRC Framework; 2.4.1 Vulnerabilities, Metrics, and Rules; 2.4.2 Tool Development; 2.4.3 Development of Design Guidelines for Security; 2.4.4 Development of Countermeasure Techniques; 2.5 Conclusion; References; 3 Digital Circuit Vulnerabilities to Hardware Trojans; 3.1 Introduction; 3.2 The Gate-Level Design Vulnerability Analysis Flow; 3.3 The Layout-Level Design Vulnerability Analysis Flow; 3.3.1 Cell and Routing Analyses.
000806708 5058_ $$a3.3.2 Net Analysis3.4 Trojan Analyses; 3.5 Conclusions; References; 4 Code Coverage Analysis for IP Trust Verification; 4.1 Introduction; 4.2 SoC Design Flow; 4.3 Hardware Trojan Structure; 4.4 Related Work; 4.5 A Case Study for IP Trust Verification; 4.5.1 Formal Verification and Coverage Analysis; 4.5.2 Techniques for Suspicious Signals Reduction; 4.5.2.1 Phase 1: Test Bench Generation and Suspicious Signal Identification; 4.5.2.2 Phase 2: Suspicious Signals Analysis; 4.6 Simulation Results; 4.6.1 Benchmark Setup; 4.6.2 Impact of Test Bench on Coverage Analysis.
000806708 5058_ $$a4.6.3 Reducing the Suspicious Signals4.6.4 Trojan Coverage Analysis; 4.7 Conclusion; References; 5 Analyzing Circuit Layout to Probing Attack; 5.1 Introduction; 5.2 Microprobing Attack Techniques; 5.2.1 Essential Steps in a Probing Attack; 5.2.2 Microprobing Through Milling; 5.2.3 Back-Side Techniques; 5.2.4 Other Related Techniques; 5.3 Protection Against Probing Attacks; 5.3.1 Active Shields; 5.3.2 Techniques to Attack and Secure Active Shields; 5.3.2.1 Routing Overhead; 5.3.2.2 Stuck on Top Metal Layer; 5.3.3 Other Antiprobing Designs; 5.3.4 Summary on Antiprobing Protections.
000806708 5058_ $$a5.4 Layout-Based Evaluation Framework5.4.1 Motivation; 5.4.2 Assessment Rules; 5.4.3 State-of-the-Art Active Shield Model; 5.4.4 Impact of Milling Angle upon Effect of Bypass Attack; 5.4.5 Algorithm to Find Exposed Area; 5.4.6 Discussions on Applications of Exposed Area Algorithm; 5.5 Conclusion; References; 6 Testing of Side-Channel Leakage of Cryptographic Intellectual Properties: Metrics and Evaluations; 6.1 Introduction; 6.2 Preliminaries on Statistical Testing and Testing of Hypothesis; 6.2.1 Sampling and Estimation; 6.2.2 Some Statistical Distributions.
000806708 506__ $$aAccess limited to authorized users.
000806708 520__ $$aThis book provides an overview of current Intellectual Property (IP) based System-on-Chip (SoC) design methodology and highlights how security of IP can be compromised at various stages in the overall SoC design-fabrication-deployment cycle. Readers will gain a comprehensive understanding of the security vulnerabilities of different types of IPs. This book would enable readers to overcome these vulnerabilities through an efficient combination of proactive countermeasures and design-for-security solutions, as well as a wide variety of IP security and trust assessment and validation techniques. This book serves as a single-source of reference for system designers and practitioners for designing secure, reliable and trustworthy SoCs.
000806708 588__ $$aDescription based on print version record.
000806708 650_0 $$aComputer networks$$xSecurity measures.
000806708 650_0 $$aInternet Protocol multimedia subsystem.
000806708 7001_ $$aBhunia, Swarup.
000806708 7001_ $$aTehranipoor, Mark.
000806708 7001_ $$aMishra, Prabhat,$$d1973-
000806708 77608 $$iPrint version:$$tHardware IP security and trust.$$dCham, Switzerland : Springer, 2017$$z3319490249$$z9783319490243$$w(OCoLC)959950567
000806708 852__ $$bebk
000806708 85640 $$3SpringerLink$$uhttps://univsouthin.idm.oclc.org/login?url=http://link.springer.com/10.1007/978-3-319-49025-0$$zOnline Access$$91397441.1
000806708 909CO $$ooai:library.usi.edu:806708$$pGLOBAL_SET
000806708 980__ $$aEBOOK
000806708 980__ $$aBIB
000806708 982__ $$aEbook
000806708 983__ $$aOnline
000806708 994__ $$a92$$bISE