000824647 000__ 05634cam\a2200541Mi\4500
000824647 001__ 824647
000824647 005__ 20230306144132.0
000824647 006__ m\\\\\o\\d\\\\\\\\
000824647 007__ cr\cn\nnnunnun
000824647 008__ 171125s2018\\\\sz\\\\\\o\\\\\000\0\eng\d
000824647 019__ $$a1012731117$$a1017813863$$a1032285314
000824647 020__ $$a9783319672953$$q(electronic book)
000824647 020__ $$a3319672959$$q(electronic book)
000824647 020__ $$z9783319672946
000824647 020__ $$z3319672940
000824647 0247_ $$a10.1007/978-3-319-67295-3$$2doi
000824647 035__ $$aSP(OCoLC)on1012881272
000824647 035__ $$aSP(OCoLC)1012881272$$z(OCoLC)1012731117$$z(OCoLC)1017813863$$z(OCoLC)1032285314
000824647 040__ $$aEBLCP$$beng$$epn$$cEBLCP$$dN$T$$dGW5XE$$dOCLCQ$$dAZU$$dOCLCF$$dUAB$$dMERER$$dOCLCQ$$dYDX$$dU3W
000824647 049__ $$aISEA
000824647 050_4 $$aTK7874
000824647 08204 $$a621.39/5$$223
000824647 24500 $$aAdvanced logic synthesis /$$cAndré Inácio Reis, Rolf Drechsler, editors.
000824647 260__ $$aCham :$$bSpringer,$$c©2018.
000824647 300__ $$a1 online resource (236 pages)
000824647 336__ $$atext$$btxt$$2rdacontent
000824647 337__ $$acomputer$$bc$$2rdamedia
000824647 338__ $$aonline resource$$bcr$$2rdacarrier
000824647 347__ $$atext file$$bPDF$$2rda
000824647 500__ $$a6.6 Generate Partial SDCs for Logic Computation KL-Cuts.
000824647 5050_ $$aPreface; Acknowledgments; Contents; 1 EDA3.0: Implications to Logic Synthesis; 1 Introduction; 2 Warehouse-Scale Computing; 3 Scale of Applications; 4 EDA Applications; 5 EDA Applications: Analysis; 6 EDA Applications: Synthesis and Optimization; 7 Summary; References; 2 Can Parallel Programming Revolutionize EDA Tools?; 1 Introduction; 2 Abstractions for Graph Algorithms; 2.1 Operator Formulation; 2.1.1 Local View of Algorithms: Operators; 2.1.2 Global View of Algorithms: Location of Active Nodes and Ordering; 2.2 Trade-offs Between Topology-Driven and Data-Driven Algorithms.
000824647 5058_ $$a3 Exploiting Parallelism in Graph Algorithms3.1 BSP-Style Semantics; 3.2 Transactional Semantics; 3.3 The Galois System; 4 Using Galois: Case Studies; 4.1 Case Study: Large-Scale Shared-Memory Machines; 4.2 Case Study: Graph Analytics; 4.3 Case Study: Subgraph Isomorphism; 4.4 Case Study: Maze Routing in FPGAs; 5 Conclusions; References; 3 Emerging Circuit Technologies: An Overview on the Next Generation of Circuits; 1 Introduction; 2 Digital Microfluidic Biochips; 2.1 Technology Platform; 2.2 Design Methods for DMFBs: Today's Solutions; 2.3 Design Methods for DMFBs: Looking Ahead.
000824647 5058_ $$a3 Integrated Photonic Circuits3.1 Photonic Logic Circuit Model; 3.2 Design and Synthesis of Photonic Logic Circuits; 3.3 Challenges of Si-Photonic Integration: Thermal Issues; 4 Reversible Circuits: A Basis for Quantum Computation, Encoder Design, and More; 4.1 Circuit Model; 4.2 Application Areas; 4.2.1 Quantum Computation; 4.2.2 Encoder Design; 4.2.3 Low Power Design; 4.3 Design of Reversible Circuits; 5 Conclusions; References; 4 Physical Awareness Starting at Technology-Independent Logic Synthesis; 1 Introduction; 2 Basic Concepts in VLSI Design; 2.1 Design Constraints.
000824647 5058_ $$a2.2 Sources of Delay2.2.1 Delay from Late Arrival; 2.2.2 Cell Delay Estimation; 2.2.3 Wire Delay Estimation; 2.3 Timing Closure; 2.4 Timing Budget; 2.5 Design Convergence and Delay Information Stability; 3 A Typical Flow; 3.1 Logic Synthesis Frontend; 3.2 Physical Design Backend; 3.3 Drawbacks; 4 Common Synthesis Tasks; 4.1 Gate Sizing or Repowering; 4.2 Vt Swapping; 4.3 Cell Movement; 4.4 Layer Assignment; 4.5 Buffering Long Nets; 4.6 Buffer Deletion; 4.7 Buffering Nets to Reduce Fanout; 4.8 Pin Swapping; 4.9 Cloning; 4.10 Balancing and Unbalancing of AND/OR/XOR Trees.
000824647 5058_ $$a4.11 Composition/Decomposition4.12 MUX Decomposition; 4.13 Inverter Absorption (Decomposition); 4.14 Potential for Improvement; 5 Enablers of Physical Awareness Flow; 5.1 PAIGs; 5.2 KL-Cut PAIGs; 5.3 Explicit Inverters on KL-Cut PAIGs; 5.4 Different Cuts for Signal Distribution and Logic Computation; 5.5 Local SDCs; 6 Rethinking Physically Aware Flows; 6.1 Starting Point and Input; 6.2 Placement of Interface Pins; 6.3 KL-Cut Computation; 6.4 Placement of Logic Computation KL-Cuts; 6.5 Physical Design of Global Signal Distribution 1L-Cuts.
000824647 506__ $$aAccess limited to authorized users.
000824647 520__ $$aThis book provides a single-source reference to the state-of-the-art in logic synthesis.  Readers will benefit from the authors’ expert perspectives on new technologies and logic synthesis, new data structures, big data and logic synthesis, and convergent logic synthesis.  The authors describe techniques that will enable readers to take advantage of recent advances in big data techniques and frameworks in order to have better logic synthesis algorithms. Describes how to map logic into new post-CMOS technologies and devices; Explains how to use different types of internal data structures, such as Majority-Inverter-Graphs; Discusses how to mix logic synthesis and physical design in order to have more effective and convergent ways to perform logic synthesis integrated in a complete flow.
000824647 588__ $$aDescription based on print version record.
000824647 650_0 $$aLogic design$$xData processing.
000824647 650_0 $$aIntegrated circuits$$xVery large scale integration$$xDesign$$xData processing.
000824647 650_0 $$aComputer-aided design.
000824647 7001_ $$aReis, André Inácio.
000824647 7001_ $$aDrechsler, Rolf.
000824647 77608 $$iPrint version:$$aReis, André Inácio.$$tAdvanced Logic Synthesis.$$dCham : Springer International Publishing, ©2017$$z9783319672946
000824647 852__ $$bebk
000824647 85640 $$3SpringerLink$$uhttps://univsouthin.idm.oclc.org/login?url=http://link.springer.com/10.1007/978-3-319-67295-3$$zOnline Access$$91397441.1
000824647 909CO $$ooai:library.usi.edu:824647$$pGLOBAL_SET
000824647 980__ $$aEBOOK
000824647 980__ $$aBIB
000824647 982__ $$aEbook
000824647 983__ $$aOnline
000824647 994__ $$a92$$bISE