Linked e-resources
Details
Table of Contents
A 58 nm CMOS synthesizable digital low-dropout regulator based on voltage-to-time conversion with 99.6% current efficiency at 10-mA load / Naoki Ojima, Toru Nakura, Tetsuya Iizuka, and Kunihiro Asada
An instruction set architecture for secure, low-power, dynamic IoT communication / Shahzad Muzaffar and Ibrahim (Abe) M. Elfadel
The connection layout in a lattice of four-terminal switches / Anna Bernasconi, Antonio Boffa, Fabrizio Luccio, and Linda Pagli
Building high-performance, easy-to-use polymorphic parallel memories with HLS / L. Stornaiuolo, M. Rabozzi, M. D. Santambrogio, D. Sciuto, C. B. Ciobanu, G. Stramondo, and A. L. Varbanescu
Rectification of arithmetic circuits with Craig interpolants in finite fields / Utkarsh Gupta, Irina Ilioaea, Vikas Rao, Arpitha Srinath, Priyank Kalla, and Florian Enescu
Energy-accuracy scalable deep convolutional neural networks : a Pareto analysis / Valentino Peluso and Andrea Calimera
ReRAM based in-memory computation of single bit error correcting BCH code / Swagata Mandal, Yaswanth Tavva, Debjyoti Bhattacharjee, and Anupam Chattopadhyay
Optimizing performance and energy overheads due to fanout in in-memory computing systems / Md Adnan Zaman, Rajeev Joshi, and Srinivas Katkoori
Mapping spiking neural networks on multi-core neuromorphic platforms : problem formulation and performance analysis / Francesco Barchi, Gianvito Urgese, Enrico Macii, and Andrea Acquaviva
Improved test solutions for COTS-based systems in space applications / Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda, and Jan-Gerd Mess
Analysis of bridge defects in STT-MRAM cells under process variations and a robust DFT technique for their detection / Victor Champac, Andres Gomez, Freddy Forero, and Kaushik Roy
Assessment of low-budget targeted cyberattacks against power systems / XiaoRui Liu, Anastasis Keliris, Charalambos Konstantinou, Marios Sazos, and Michail Maniatakos
Efficient hardware/software co-design for NTRU / Tim Fritzmann, Thomas Schamberger, Christoph Frisch, Konstantin Braun, Georg Maringer, and Johanna SepĂșlveda
Correction to: Improved test solutions for COTS-based systems in space applications / Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda, and Jan-Gerd Mess.
An instruction set architecture for secure, low-power, dynamic IoT communication / Shahzad Muzaffar and Ibrahim (Abe) M. Elfadel
The connection layout in a lattice of four-terminal switches / Anna Bernasconi, Antonio Boffa, Fabrizio Luccio, and Linda Pagli
Building high-performance, easy-to-use polymorphic parallel memories with HLS / L. Stornaiuolo, M. Rabozzi, M. D. Santambrogio, D. Sciuto, C. B. Ciobanu, G. Stramondo, and A. L. Varbanescu
Rectification of arithmetic circuits with Craig interpolants in finite fields / Utkarsh Gupta, Irina Ilioaea, Vikas Rao, Arpitha Srinath, Priyank Kalla, and Florian Enescu
Energy-accuracy scalable deep convolutional neural networks : a Pareto analysis / Valentino Peluso and Andrea Calimera
ReRAM based in-memory computation of single bit error correcting BCH code / Swagata Mandal, Yaswanth Tavva, Debjyoti Bhattacharjee, and Anupam Chattopadhyay
Optimizing performance and energy overheads due to fanout in in-memory computing systems / Md Adnan Zaman, Rajeev Joshi, and Srinivas Katkoori
Mapping spiking neural networks on multi-core neuromorphic platforms : problem formulation and performance analysis / Francesco Barchi, Gianvito Urgese, Enrico Macii, and Andrea Acquaviva
Improved test solutions for COTS-based systems in space applications / Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda, and Jan-Gerd Mess
Analysis of bridge defects in STT-MRAM cells under process variations and a robust DFT technique for their detection / Victor Champac, Andres Gomez, Freddy Forero, and Kaushik Roy
Assessment of low-budget targeted cyberattacks against power systems / XiaoRui Liu, Anastasis Keliris, Charalambos Konstantinou, Marios Sazos, and Michail Maniatakos
Efficient hardware/software co-design for NTRU / Tim Fritzmann, Thomas Schamberger, Christoph Frisch, Konstantin Braun, Georg Maringer, and Johanna SepĂșlveda
Correction to: Improved test solutions for COTS-based systems in space applications / Riccardo Cantoro, Sara Carbonara, Andrea Floridia, Ernesto Sanchez, Matteo Sonza Reorda, and Jan-Gerd Mess.