FPGA design [electronic resource] : best practices for team-based reuse / Philip Andrew Simpson.
2015
TK7895.G36
Linked e-resources
Linked Resource
Online Access
Concurrent users
Unlimited
Authorized users
Authorized users
Document Delivery Supplied
Can lend chapters, not whole ebooks
Details
Title
FPGA design [electronic resource] : best practices for team-based reuse / Philip Andrew Simpson.
Edition
Second edition.
ISBN
9783319179247 electronic book
3319179241 electronic book
9783319179230
3319179241 electronic book
9783319179230
Published
Cham : Springer, 2015.
Language
English
Description
1 online resource (xi, 257 pages) : illustrations.
Other Standard Identifiers
10.1007/978-3-319-17924-7 doi
Call Number
TK7895.G36
Dewey Decimal Classification
621.39/5
Summary
This book describes best practices for successful FPGA design. It is the result of the author?s meetings with hundreds of customers on the challenges facing each of their FPGA design teams. By gaining an understanding into their design environments, processes, what works and what does not work, key areas of concern in implementing system designs have been identified and a recommended design methodology to overcome these challenges has been developed. This book?s content has a strong focus on design teams that are spread across sites. The goal being to increase the productivity of FPGA design teams by establishing a common methodology across design teams; enabling the exchange of design blocks across teams. Coverage includes the complete FPGA design flow, from the basics to advanced techniques. This new edition has been enhanced to include new sections on System modeling, embedded design and high level design. The original sections on Design Environment, RTL design and timing closure have all been expanded to include more up to date techniques as well as providing more extensive scripts and RTL code that can be reused by readers. Presents complete, field-tested methodology for FPGA design, focused on reuse across design teams; Offers best practices for FPGA timing closure, in-system debug, and board design; Details techniques to resolve common pitfalls in designing with FPGAs.
Bibliography, etc. Note
Includes bibliographical references.
Access Note
Access limited to authorized users.
Source of Description
Online resource; title from PDF title page (SpringerLink, viewed May 28, 2015).
Available in Other Form
Print version: 9783319179230
Linked Resources
Online Access
Record Appears in
Online Resources > Ebooks
All Resources
All Resources
Table of Contents
Introduction
Project Management
Design Specification
System Modeling
Resource Scoping
Design Environment
Board Design
Power and Thermal analysis
Team Based Design
RTL Design
IP reuse
Embedded Design
Functional verification
Timing Closure
High level Design
In System Debug
Design Sign-off.
Project Management
Design Specification
System Modeling
Resource Scoping
Design Environment
Board Design
Power and Thermal analysis
Team Based Design
RTL Design
IP reuse
Embedded Design
Functional verification
Timing Closure
High level Design
In System Debug
Design Sign-off.